A fast C++ Verilog simulator

Verilator is the fastest free Verilog HDL simulator, and beats most commercial simulators. It compiles synthesizable Verilog (not test-bench code!), plus some PSL, SystemVerilog and Synthesis assertions into C++ or SystemC code. It is designed for large projects where fast simulation performance is of primary concern, and is especially well suited to generate executable models of CPUs for embedded software design teams.

Название

verilator

Репозиорий

HaikuPorts

Источник репозитория

haikuports_x86_64

Версия

4.222-1

Скачиваемый объем

55.6 MB

Исходный код доступен

Да

Категории

Нет

Просмотров версии

31